Substitute for Form 1449 A & B/PTO	Complete if Known					
	Application Number	Cont. of Serial No. 09/425,886				
INFORMATION DISCLOSURE	Confirmation Number	Not Yet Assigned June 24, 2003				
STATEMENT BY APPLICANT	Filing Date					
	First Named Inventor	Pranav ASHAR et al.				
(use as many sheets as necessary)	Art Unit	Not Yet Assigned 2133				
	Examiner Name	Not Yet Assigned ABRAHAM				
Sheet 2 of 2	Attorney Docket Number	A8612				

				U.S. P.	ATI	ENT DOCUM	IENI	rs			
Examiner	Cite	Do	ocument Num		Publication Date						
Initials* No.1		Number		Kind Code ² (if known)	MM-DD-YYYY			Name of Patentee or Applicant of Cited Do	cument		
	<u></u>				,		-		··		
		<u> </u>			-						
							,,,,,,		· · · · · · · · · · · · · · · · · · ·		
		ļ									
		 			<u> </u>	· · · · · · · · · · · · · · · · · · ·					
	-7 · -7.	 	· · · · · ·		-						
			,, .	FOREIGN	N PA	TENT DOC	UMI	ENTS			
т.	Foreign Patent Document										
Examiner Initials*	Cite No.	Country Code ³	Number	Vind C		Publication D MM-DD-YY		Name of Patentee or Applicant of Cited Document	Translation		
		Cour	 	19 800	,,,,						
							· · · · ·		7		
					-			•			
	· · · · · ·										
	•	_			<u>; </u>						
·	· · · · · · · · · · · · · · · · · · ·	L	OTUED AT	DT NON D	ÁTT	NET I ITEM	OCI II	DE DOCUMENTO	L		
Examiner	Cite							RE DOCUMENTS en appropriate), title of the item (book, magazine,			
Initials*	No.1	journal, serial,	journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city, and/or country where published. SENTOVICH, E., et al. "Sequential Circuit Design Using Synthesis and Optimization", Proceedings of								
AS		ICCD, 1992	_								
ZA		Proceedings	GUPTA, A., ASHAR, P., "Integrating a Boolean Satisfiability and BDDS for Combinational Verification, Proceedings of VLSI Design 98, pp. 222-225, 1998								
8A			BURCH, J. and SINGHAI, V., "Tight Integration of Combinational Verification Methods", Proceedings of ICCAD, pp. 570-576, 1978								
24		TOMITA, M	., SUGANUI	MA, N., and Hamentals, vol.	IRA E77-	NO, K., "Patter A. 1994	n gen	eration for locating logic design errors",			
				 			,-				
		•									
				- ,							
:			—								
		<u> </u>									
i								** *** *** *** *** *** *** *** *** ***			

Examiner Signature	& Saw	Abraham	Date Considered	Ø#≅	106/24	104
- 77			 			

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹Applicant's unique citation designation number (optional). ²See Kind Codes of USPTO Patent Documents at www.uspto.gov, MPEP 901.04 or in the comment box of this document. ³ Enter Office that issued the document, by the two-letter code (WIPO Standard ST. 3). ⁴For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ³Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁶ Applicant is to indicate here if English language Translation is attached.

				· .					PTO/SB/0	8 A & B (modified)
Cook addads. 6		140 A P B/IPIV						Compl	lete if Known	
Substitute for Form 1449 A & B/PTO					App	licati	ion Number	Cont. of Scrial No. 09/425,886		
INFORMATION DISCLOSURE					Cont	Confirmation Number Not Yet Assigned				
STATEMENT BY APPLICANT						Filing Date June 24, 2003				
					<u> </u>	First Named Inventor Pranav ASHAR et al.				
(use as many sheets as necessary)						Art Unit Not Yet Assigned 2.1				
						Examiner Name Not Yet Assigned ABRAH				
S	heet	1	of	2				Docket Number	A8612	
		, , , , , , , , , , , , , , , , , , ,		<u>U.S. P</u>	ATENT	r Docun	<u> IEN</u>	ITS		
Examiner	Cite	I Kind Lode" I				ation Date				
Initials*	No.1	Number		f known)		DD-YYYY				
ZA		US 5,831,996	4		11/03/					
24		US 6,086,626		 	07/11/					
SA.	·	US 6,138,266 US 5,909,374	+-		06/01/		the state of the s			
50		US 6,026,222	+		02/15/		Gu			
2A		US 6,247,163	B1		06/12/2					
2A		US 5,754,454			05/19/			xley et al.		
2A		US 5,506,852			04/09/			nakradhar et al.		
	· .		F	OREIG	N PATI	ENT DOC	<u>'UM</u>	IENTS		
Examiner	Cite	Foreign Pater	ıt Docu	ment	P	ublication l	Date	Name o	f Patentee or	m
Initials*	No.	Country Numl	ber ⁴	Kind C (if kno	-	MM-DD-YY	M-DD-YYYY Applicant of Cited Document			Translation ^e
		OTHER	ADT	NONI	DA TERNIS	T I ITED	A TOT	 JRE DOCUMENT	20	
Examiner	Cite								the Item (book, magazine,	6
Initials*	No.1	journal, serial, symposium	, catalo	g, etc.), date	, page(s), vo	olumę-issue n	umbe	r(s), publisher, city, and/o	r country where published.	Translation ⁶
2A									via Test Generation";	
	, ., ., ., .	IEEE Translations on								
SA I		BRYANT, R., "Graph-Based Algorithms for Boolean Function Manipulation, IEEE Translations On Computer, C-35(8); 677-691, August 1996								
2A		CHUNG, P., WANG, Y. and HAJJ, I., "Diagnosis and Correction of Logic Design in Digital Circuits", Proceedings of DAC, pp. 503-508, 1993								
		JAIN, J., MUKHERJEE, R., FUJITA, M., "Advanced Verification Techniques Based On Learning"								
SA		Proceedings of DAC, June 1995								
ZA		KUEHLMANN, A.,; CHENG, D.,; SRINIVASAN, A.,; LAPOTIN, D.: "Error Diagnosis for Transistor- Level Verification", Proceedings of DAC, pp. 218-223, 1994.								
	<u> </u>	KUKIMOTO, Y.: FU						cun-Table Type FPG	a's Proceedings of	
SA		ICCAD, pp. 54-61, 19		ii., Keen	negion a	victilon to	- AVOR	cup-ruoie type rroz	r a r roccodings or	
2A		MADRE, J., COUDE	RT, O.,					e Diagnosis and the R	ectification of Design	
8A		Errors with PRIAM",								
3A-		REDDY, S.; KUNZ, V OBDD Methods in a S								
011		SILVA, J.; SAKALLA								
2/4		ICCAD, pp. 220-227,					0-11			
SA		TAMURA, K., "Locat November 1989		nctional E	rrorș în L	.ogic Circu	its" I	Proceedings of ICCA	D, pp. 468-471,	
AS		TOMITA, M.; JIANG					HI, Y	Y., "An Algorithm for	Locating Logic	· · · ·
3A		Design Errors", ICCA WATANABE, Y., BR					for 1	Engineering Changes	" Proceedings of	
SA		ICCD, pp. 40-43, 1991							,	
43		HAUNG, S., CHEN, F	ζ.C., C			or Correction	n Ba	ased on Verification 7	Cechniques",	
لبنب		Trucecungs of DAC,	ρρ. 23č	-201, 199					<u> </u>	
		· · · · · · · · · · · · · · · · · · ·								

$1 \times \alpha \alpha 1 \times \alpha \alpha \alpha 1 = 0$	1 1	$\Omega \subset I \cap C$	$I \wedge I I$
Examiner Signature 2590 AGG PENGL	 Date Considered 	06/23/	07

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹Applicant's unique citation designation number (optional). ²See Kind Codes of USPTO Patent Documents at www.uspto.gov, MPEP 901.04 or in the comment box of this document. ¹ Enter Office that issued the document, by the two-letter code (WIPO Standard ST. 3). ⁴For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁵Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁶ Applicant is to indicate here if English language Translation is attached.